DNA Based Evolvable Instruction Set Architecture & Arithmetic Unit
ثبت نشده
چکیده
The paper proposes a novel DNA based concept towards the natural evolution of instruction set architecture and arithmetic unit. Silicon based conventional systems have insignificant storage and huge hardware size when compared with DNA based systems. The silicon systems can never have natural evolution. Current intelligent systems based on Artificial Intelligence concepts falsify the basic law of evolution. Huge silicon systems are designed and fabricated and treating them as idiots, a learning process is evolved to train them. It is just like allowing a baby to grow into an adult and then trying to teach them ”ABCD”. On the other hand DNAAP (DNA based Arithmetic Processing unit), naturally evolves with time into a larger intelligent system as and when it learns.
منابع مشابه
An Innovative Approach towards Arithmetic & Control in DNA Paradigm
This paper aims to conceptually evolve a DNA processor modeling its computational ability and control aspects. DNA Encoding transforms the Radix 2 numbers to strings defined over the language set S {A,T,C,G}. A-Adenine, T-Thymine, C-Cytosine, GGuanine are the nucleotides forming the DNA language set. Arithmetic and logical operations are the basis for any implementation of a computing machine. ...
متن کاملJetpipeline: a Hybrid Pipeline Architecture for Instruction-level Parallelism
High performance processors based on pipeline processing play an important role in scientific and engineering computation. However, it is difficult to gain a satisfactory solution when taking both high degree of flexibility of parallel processing and low hardware complexity into account. This paper propose a hybrid pipeline architecture named Jetpipeline that possesses high degree of flexibilit...
متن کاملARABICA: A Reconfigurable Arithmetic Block for ISA Customization
We propose a dynamically reconfigurable arithmetic block architecture for customizing embedded application processor instruction sets. Our architecture uses medium-grained arithmetic blocks and a dedicated but reconfigurable interconnection network to support a wide range of instruction-set extensions. Our experimental results demonstrate the performance of our arithmetic block compared to a ge...
متن کاملImplementation of RISC System in FPGA
This paper represents the combination of Reduced Instruction Set Computer (RISC) system using VHDL and implement. This paper presents a RISC processor designing to achieve various arithmetic operations. The RISC is a 20 bit processor. KeywordsArithmetic Logic(AL), Central Processing Unit(CPU), Control Unit(CU), Field Programmable Logic Array(FPGA), General Purpose Register(GPR), Program Counter...
متن کاملCPLD Based Design and Implementation of Low Power Pipelined 64-bit RISC Processor
This paper deals with the design of a low power pipelined RISC processor and its implementation on CPLD. This paper presents the architecture, low power unit, control unit, arithmetic logic unit and instruction set of the 64-bit RISC processor. Design, implementation and debugging are carried on a low-cost, full-featured ADM kit. RISC processor is designed using Verilog HDL. The software tool u...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002